

Please type a plus sign (+) inside this box → ☒

PTO/SB/05 (12/97)
Approved for use through 09/30/00. OMB 0651-0032
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

UTILITY PATENT APPLICATION TRANSMITTAL

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Attorney Docket No.

Total Pages 38

First Named Inventor or Application Identifier

KENNETH MEADE LAKIN

Express Mail Label No.

EI267046469US

APPLICATION ELEMENTS

See MPEP chapter 600 concerning utility patent application contents.

ADDRESS TO:

Assistant Commissioner for Patents
Box Patent Application
Washington, DC 20231

1. ☒ Fee Transmittal Form
(Submit an original, and a duplicate for fee processing)
2. ☒ Specification [Total Pages 15]
(preferred arrangement set forth below)
 - Descriptive title of the Invention
 - Cross References to Related Applications
 - Statement Regarding Fed sponsored R & D
 - Reference to Microfiche Appendix
 - Background of the Invention
 - Brief Summary of the Invention
 - Brief Description of the Drawings (if filed)
 - Detailed Description
 - Claim(s)
 - Abstract of the Disclosure
3. ☒ Drawing(s) (35 USC 113) [Total Sheets 3]
1
4. Oath or Declaration [Total Pages 3]
1
 - a. ☒ Newly executed (original or copy)
 - b. ☐ Copy from a prior application (37 CFR 1.63(d))
(for continuation/divisional with Box 17 completed)
(Note Box 5 below)
 - i. ☐ **DELETION OF INVENTOR(S)**
Signed statement attached deleting inventor(s) named in the prior application, see 37 CFR 1.63(d)(2) and 1.33(b).
5. ☐ Incorporation By Reference (useable if Box 4b is checked)
The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.

6. ☐ Microfiche Computer Program (Appendix)
7. Nucleotide and/or Amino Acid Sequence Submission
(if applicable, all necessary)
 - a. ☐ Computer Readable Copy
 - b. ☐ Paper Copy (identical to computer copy)
 - c. ☐ Statement verifying identity of above copies

ACCOMPANYING APPLICATION PARTS

8. ☒ Assignment Papers (cover sheet & document(s))
9. ☒ 37 CFR 3.73(b) Statement [] Power of Attorney
(when there is an assignee)
10. ☐ English Translation Document (if applicable)
11. ☐ Information Disclosure Statement (IDS)/PTO-1449 [] Copies of IDS Citations
12. ☐ Preliminary Amendment
13. ☒ Return Receipt Postcard (MPEP 503)
(Should be specifically itemized)
14. ☒ Small Entity [] Statement filed in prior application
Statement(s) [] Status still proper and desired
15. ☐ Certified Copy of Priority Document(s)
(if foreign priority is claimed)
16. ☐ Other: _____

17. If a CONTINUING APPLICATION, check appropriate box and supply the requisite information:

☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) of prior application No: _____/_____

18. CORRESPONDENCE ADDRESS

☐ Customer Number or Bar Code Label

(Insert Customer No. or Attach bar code label here)

or ☒ Correspondence address below

NAME

G. Joseph Buck

ADDRESS

3868 Carson St., Ste. 315

CITY

Torrance

STATE

CA

ZIP CODE

90503

COUNTRY

USA

TELEPHONE

(310) 540-8840

FAX

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

CERTIFICATE OF MAILING BY EXPRESS MAIL

In Re: Patent application of Lakin, Rose and McCarron
for: Chip-Scale Electronic Component Package


I hereby certify that this correspondence, which
correspondence consists of:

- 1) Utility Patent Application Transmittal;
- 2) Fee Transmittal and check no. 591 for \$435.00;
- 3) Specification;
- 4) Drawings - 3 sheets;
- 5) Declaration - 3 pages;
- 6) 2 - statements claiming small entity status;
- 7) Certificate under 37 C.F.R. 3.73(b) (with 3 pages
attached);
- 8) Recordation form;
- 9) 3 pages of assignments of one property
- 10) Postcard acknowledging receipt;
- 11) The within certificate of mailing;

is being deposited with the United States Postal Service with
sufficient postage as Express Mail, in an "Express Mail" envelope
bearing Express Mail label number EI267046469US addressed to

Commissioner of Patents and Trademarks
Washington D.C. 20231

on July 14, 1998.


G. Joseph Buck
Registration No. 29,519

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

FEE TRANSMITTALNote Effective October 1, 1997.
Patent fees are subject to annual revision.**TOTAL AMOUNT OF PAYMENT** (\$) **435.00****Complete if Known**

Application Number	
Filing Date	
First Named Inventor	Takin
Group Art Unit	
Examiner Name	
Attorney Docket Number	

METHOD OF PAYMENT (check one)

- 1.
- ☐
- The Commissioner is hereby authorized to charge indicated fees and credit any over payments to:

Deposit
Account
Number
Deposit
Account
Name
☐ Charge Any Additional Fee Required Under 37 CFR 1.18 and 1.17
 ☐ Charge the Issue Fee Set in 37 CFR 1.18 at the Mailing of the Notice of Allowance

- 2.
- ☒
- Payment Enclosed:
- Check No. 0951**
-
- ☒
- Check
- ☐
- Money Order
- ☐
- Other

FEE CALCULATION**1. FILING FEE**

Large Entity Small Entity

Fee Code	Fee (\$)	Fee Code	Fee (\$)	Fee Description	Fee Paid
101	790	201	395	Utility filing fee	395.00
106	330	206	165	Design filing fee	
107	540	207	270	Plant filing fee	
108	790	208	395	Reissue filing fee	
114	150	214	75	Provisional filing fee	

SUBTOTAL (1) (\$) **395.00****2. CLAIMS**

Total Claims	Extra	Fee from below	Fee Paid
12	-20 =	0	
2	-3 =	0	
Multiple Dependent Claims	0		

Large Entity Small Entity

Fee Code	Fee (\$)	Fee Code	Fee (\$)	Fee Description	Fee Paid
103	22	203	11	Claims in excess of 20	
102	82	202	41	Independent claims in excess of 3	
104	270	204	135	Multiple dependent claim	
109	82	209	41	Reissue independent claims over original patent	
110	22	210	11	Reissue claims in excess of 20 and over original patent	

SUBTOTAL (2) (\$) **0.00****FEE CALCULATION (continued)****3. ADDITIONAL FEES**Large Entity Small Entity
Fee Code Fee Code

Fee Code	Fee (\$)	Fee Code	Fee (\$)	Fee Description	Fee Paid
105	130	205	65	Surcharge - late filing fee or oath	
127	50	227	25	Surcharge - late provisional filing fee or cover sheet	
139	130	139	130	Non-English specification	
147	2,520	147	2,520	For filing a request for reexamination	
112	920*	112	920*	Requesting publication of SIR prior to Examiner action	
113	1,840*	113	1,840*	Requesting publication of SIR after Examiner action	
115	110	215	55	Extension for reply within first month	
116	400	216	200	Extension for reply within second month	
117	950	217	475	Extension for reply within third month	
118	1,510	218	755	Extension for reply within fourth month	
128	2,060	228	1,030	Extension for reply within fifth month	
119	310	219	155	Notice of Appeal	
120	310	220	155	Filing a brief in support of an appeal	
121	270	221	135	Request for oral hearing	
138	1,510	138	1,510	Petition to institute a public use proceeding	
140	110	240	55	Petition to revive - unavoidable	
141	1,320	241	660	Petition to revive - unintentional	
142	1,320	242	660	Utility issue fee (or reissue)	
143	450	243	225	Design issue fee	
144	670	244	335	Plant issue fee	
122	130	122	130	Petitions to the Commissioner	
123	50	123	50	Petitions related to provisional applications	
126	240	126	240	Submission of Information Disclosure Stmt	
581	40	581	40	Recording each patent assignment per property (times number of properties)	40.00
146	790	246	395	Filing a submission after final rejection (37 CFR 1.129(a))	
149	790	249	395	For each additional invention to be examined (37 CFR 1.129(b))	

Other fee (specify) _____

Other fee (specify) _____

* Reduced by Basic Filing Fee Paid

SUBTOTAL (3) (\$) **40.00****SUBMITTED BY**Typed or Printed Name **G. Joseph Buck**

Signature

G. Joseph Buck

Date

7/14/98

Complete (if applicable)Reg. Number **29,519**Deposit Account
User ID

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

1 CHIP-SCALE ELECTRONIC COMPONENT PACKAGE

2
3 The invention described herein was made under or in the
4 course of a contract with the U.S. Government.

5 1. Background of the Invention

6
7 a. Field of the Invention

8
9 This invention pertains to the packaging of electronic
10 components and devices such as integrated circuit chips within
11 chip-scale sized packages. More particularly this invention
12 pertains to the packaging of acoustic wave devices and related
13 components.

14
15 b. Description of the Prior Art

16
17 The development of very small electronic components and
18 devices such as semi-conductor integrated circuits has given rise
19 to the need for packages adapted for use with such small
20 components and devices. Such packages typically must hold in
21 place and contain such components and protect the components from
22 harm from the environment, e.g. damage from mechanical contact,
23 harmful electrical contact, and contact with harmful liquids and
24 gases. The packages also usually must provide electrical
25 connections to the components within the packages. Devices for
26 high frequency operation must also be packaged such that
27 the electrical connections to the device do not introduce
28 detrimental parasitic effects.

1 A widely used, prior art package consists simply of the
2 encapsulation of the integrated circuit chip, or die, within a
3 plastic block of material, e.g. the ubiquitous rectangular solid
4 block of plastic (dual in-line package "DIP") that has 14 or more
5 external pins located along two sides of the block and contains a
6 chip holding from 256 thousand to 256 million bits of random
7 access memory. Typically, the integrated circuit chip is placed
8 upon a lead frame and bond wires are connected between the chip
9 and the lead frame. The chip and lead frame are then encapsulated
10 in plastic. An alternate method of packaging is to place the die
11 into a package having existing walls, sides and leads, connecting
12 bond wires between the die and package lead pads and then
13 attaching a lid to the package. Such packages, however, are
14 unsuitable for use at microwave frequencies because the wire bond
15 lead lengths give rise to excessive inductances and other
16 parasitic effects that degrade device performance.

17
18 Surface acoustic wave devices and related devices such as
19 thin film bulk-wave resonators have been developed for use with
20 integrated circuit devices. The dice upon which these surface
21 acoustic wave devices and resonators are fabricated typically are
22 "chip-scale" in size, having dimensions of the order of a few
23 millimeters in length and width and thicknesses of the order of
24 one-quarter of a millimeter. Such chip-scale devices, however,
25 cannot be packaged using the encapsulation technique described
26 above, because the portion of the surface of the die that supports
27 acoustic waves or the portion of the die that acts as an acoustic
28 resonator must be free to deform or vibrate. If such acoustic

1 devices were encapsulated, the portion of the die that supported
2 the acoustic waves or that supported acoustic deformations or
3 vibrations would be unable to deform or vibrate and the device
4 would then be inoperable.

5
6 In a paper titled "A New All Quartz Package for SAW
7 Devices", in the 39th Annual Frequency Control Symposium - 1985,
8 p. 519, Parker, Callerame and Montress disclose a package for a
9 surface acoustic wave ("SAW") device that utilizes a quartz lid
10 placed upon top of the substrate that contains the device, which
11 lid is bonded to the substrate using a glass frit that provides a
12 hermetic seal and offsets the lid from the acoustically active
13 surface of the substrate. The electrical connections to the
14 acoustic device, however are made via conductors located on the
15 substrate that pass through, or under the glass frit. The quartz
16 lid does not include electrical connections to the acoustic
17 device. As a consequence, the packaging device described by
18 Parker et al, is not adapted for surface mounting to a printed
19 circuit board.

20
21
22 2. Summary of the Invention
23

24 The present invention is a compact package for such chip-
25 scale acoustic wave and resonator devices, which package protects
26 the device from damage, provides electrical connections to the
27 device and provides a space within which the portion of the die
28 that supports acoustic waves or acoustically deforms or vibrates

1 is free to acoustically deform or vibrate. The present invention
2 utilizes the die, upon which the acoustic device is fabricated, as
3 part of the package.
4

5 3. Brief Description of the Drawings

6

7 Figure 1 is an exploded, pictorial view of the preferred
8 embodiment of the invention. Figures 2A, 2B and 2C are
9 respectively top, front and bottom views of the lid portion of
10 this invention. Figure 3A is a front view of the referred
11 embodiment showing the lid attached to the die and figure 3B is a
12 cross-sectional, front view of the invention.
13

14 4. Detailed Description

15

16 Referring to figure 1, a chip, or die 1 of alumina,
17 sapphire or other suitable material, includes at its upper
18 surface 3 an acoustic surface wave device, resonator, or other
19 acoustic device 2. Typically a large number of acoustic devices
20 are fabricated at one time on a single wafer of sapphire or other
21 suitable material by etching away portions of the wafer and/or
22 depositing successive layers of material upon the wafer and then
23 etching away portions of the deposited materials. The wafer is
24 then cut into individual dice, each die containing one or more
25 acoustic devices. Each die typically may have a length and width
26 of the order of 1 to 5 millimeters and a thickness of the order of
27 one-quarter to one-half of a millimeter.
28

Die 1 typically will include one or more electrical signal connectors pads 4 on its upper surface 3 for the input and output of electrical signals to device 2. In the preferred embodiment, die 1 includes a bonding strip 5, which is an electrically conducting strip on the upper surface 3 of die 1 that surrounds acoustic device 2. In the preferred embodiment, bonding strip 5 operates as an electrical ground and a counterpoise for the input and output of electrical signals to and from electrical signal connector pads 4.

As depicted in figure 1, the preferred embodiment of this invention includes a lid 6 made of alumina, sapphire or other suitable material having a length and width substantially similar to the length and width of die 1 and having a thickness typically of the order of one-quarter of a millimeter. As depicted in fig. 1 and in fig. 2C, in the preferred embodiment, lid 6 includes on its lower surface 7 an electrically conducting bonding strip 8 that is similar in shape and position to bonding strip 5 on die 1.

In figure 1, lid 6 is depicted in an "exploded" position relative to die 1. As shown in fig. 3A and fig. 3B, lid 6 actually is adjacent to and bonded to die 1. Referring to figs. 3A and 3B, bonding strip 5 on die 1 and bonding strip 8 on lid 6 are joined together in the package of this invention by a thin layer of bonding material 9. In the preferred embodiment, the bonding material is a gold/tin alloy having a melting point of approximately 280 degrees. The alloy is electrically conductive and electrically connects bonding strip 5 to bonding strip 8. In

1 the preferred embodiment, bonding strips 5 and 8 completely
2 surround device 2 and the bonding together of these two strips
3 hermetically seals device 2 from the environment. The thickness
4 of the thin layer of bonding material 9, together with the
5 thicknesses of bonding strip 5 and bonding strip 8, provide
6 sufficient free space 15 above surface 3 of die 1 such that the
7 portions of device 2 that deform acoustically or vibrate do not
8 contact lid 6 and are free to deform acoustically or to vibrate as
9 required for the proper operation of the device.

11 Referring to figs. 2A, 2B, and 2C, in the preferred
12 embodiment, lid 6 includes on its upper surface 9, an electrical
13 conducting strip 10 and includes electrically conducting pads that
14 form upper surface signal connector pads 11 that provide
15 electrical connections for the input of signals to and the output
16 of signals from the device contained within the package of this
17 invention. Lid 6 includes on its lower surface 7 electrically
18 conducting signal connector pads that are located under the upper
19 surface signal connector pads 11 and that form lower surface
20 signal connector pads 12. Lid 6 includes holes 13 passing from
21 its upper surface 9 to its bottom surface 7. Lasers or other
22 means may be used to fabricate the holes. Holes 13 are either
23 lined or filled with an electrically conductive material so as to
24 connect electrically conducting strip 10 to strip 8 and to connect
25 electrically the upper surface signal connector pads 11 to the
26 respective lower surface signal connector pads 12. The entire
27 package of this invention may then be attached, lid side down, to
28 a printed circuit by inverting the package and soldering

conducting strips 10 and upper input and output connectors 11 onto the printed circuit board so as to bond and connect the package physically and electrically to the printed circuit board.

Instead of soldering the entire areas of bonding strip 10 and signal connector pads 11 to the printed circuit board, a grid of high temperature solder balls may be used to attach, and electrically connect, the package to the printed circuit board.

It should be understood that although strips 10 and strips 5 and 8 have been described as conducting, in other embodiments where a ground or counterpoise for the balanced or unbalance input and output of electrical signals to and from the device is provided by other electrical connections to device 2, bonding strip 5 need not, in fact, be used as a signal ground or counterpoise, but, instead, may be used simply to provide a surface to which lid 6 is bonded. Similarly, bonding strips 8 and 10 need not be conductors, and need not be grounded.

Although in the preferred embodiment the bonding together of strip 5 and strip 8 hermetically seals the device, in instances where the device need not be hermetically sealed, strip 5 and strip 8 need not completely encompass, nor hermetically seal, the device.

Furthermore, although the preferred embodiment includes connectors for both the input and output of electrical signals

1 from the electronic device, this invention can be used as a
2 package for a single port device.

3
4 It should also be understood that the package of this
5 invention can be used to package an acoustic wave device which has
6 active acoustic regions on both the upper and lower surfaces of
7 the die on which, or in which, the device is fabricated, simply by
8 attaching a first lid to the upper surface of the die the in the
9 manner of this invention, and attaching a second lid to the lower
10 surface of the die in the same manner.

11
12 5. Claims

13
14 We claim:

15
16 1

17
18 a chip-scale package for an electronic device of the type
19 having an acoustically active portion comprising:

20
21 a die having an upper surface and having at least one
22 electronic device located at the upper surface of the die and
23 having a plurality of signal connector pads located upon the upper
24 surface of the die and having a bonding strip located upon the
25 upper surface of the die,

26
27 a lid made of a substantially non-conducting material and
28 having a lower surface and an upper surface and having a lower

1 surface bonding strip and a plurality of lower surface signal
2 connector pads located upon the lower surface of the lid and
3 having a plurality of upper surface signal connector pads located
4 upon the upper surface of the lid, each upper surface signal
5 connector pad being electrically connected to a lower surface
6 signal connector pad,

7
8 each lower surface signal connector pad on the lid being
9 electrically connected to a signal connector pad located upon the
10 upper surface of the die,

11
12 the bonding strip located upon the upper surface of the
13 die being bonded by a bonding material to the bonding strip
14 located upon the lower surface of the lid, the lid covering the
15 electronic device but not being in physical contact with the
16 acoustically active portion of the electronic device.

17
18 2
19

20 The package of claim 1 wherein each upper surface signal
21 connector pad is electrically connected to a lower surface signal
22 connector pad by means of conducting material located within a
23 hole in the substantially non-conducting material of the lid,
24 which hole connects the upper surface of the lid to the lower
25 surface of the lid.

The package of claim 1 wherein the bonding strip on the upper surface of the die and the bonding strip on the lower surface of the lid are made of conducting material and are electrically connected by the bonding material, the lid further including a conducting strip on the upper surface of the lid that is electrically connected to the bonding strip on the lower surface of the lid.

The package of claim 2 wherein the bonding strip on the upper surface of the die and the bonding strip on the lower surface of the lid are made of conducting material and are electrically connected by the bonding material, the lid further including a conducting strip on the upper surface of the lid that is electrically connected to the bonding strip on the lower surface of the lid by means of conducting material located within a hole in the substantially non-conducting material of the lid, which hole connects the upper surface of the lid to the lower surface of the lid.

The package of claim 2 in which the conducting strip on the upper surface of the lid and the bonding strip on the lower

1 surface of the lid and the bonding strip on the upper surface of
2 the die act as a signal ground.

3
4 6

5
6 The package of claim 4 in which the conducting strip on
7 the upper surface of the lid and the bonding strip on the lower
8 surface of the lid and the bonding strip on the upper surface of
9 the die act as a signal ground.

10
11 7

12
13 The package of claim 1 in which the bonding strip on the
14 upper surface of the die and the bonding strip on the lower
15 surface of the lid completely surround the acoustically active
16 portion of the electronic device and are bonded together so as to
17 seal the electronic device hermetically.

18
19 8

20
21 The package of claim 2 in which the bonding strip on the
22 upper surface of the die and the bonding strip on the lower
23 surface of the lid completely surround the acoustically active
24 portion of the electronic device and are bonded together so as to
25 seal the electronic device hermetically.

The package of claim 4 in which the bonding strip on the upper surface of the die and the bonding strip on the lower surface of the lid completely surround the acoustically active portion of the electronic device and are bonded together so as to seal the electronic device hermetically.

The package of claim 6 in which the bonding strip on the upper surface of the die and the bonding strip on the lower surface of the lid completely surround the acoustically active portion of the electronic device and are bonded together so as to seal the electronic device hermetically.

A chip-scale package for an electronic device of the type having an acoustically active portion comprising:

a die having an upper surface and having at least one electronic device located at the upper surface of the die and having a signal connector pad located upon the upper surface of the die and having a bonding strip located upon the upper surface of the die,

1 a lid made of a substantially non-conducting material and
2 having a lower surface and an upper surface and having a lower
3 surface bonding strip and a lower surface signal connector pad
4 located upon the lower surface of the lid and having an upper
5 surface signal connector pad located upon the upper surface of the
6 lid, the upper surface signal connector pad being electrically
7 connected to the lower surface signal connector pad,

8
9 the lower surface signal connector pad on the lid being
10 electrically connected to the signal connector pad located upon
11 the upper surface of the die,

12
13 the bonding strip located upon the upper surface of the
14 die being bonded by a bonding material to the bonding strip
15 located upon the lower surface of the lid, the lid covering the
16 electronic device but not being in physical contact with the
17 acoustically active portion of the electronic device,

18
19 wherein the bonding strip on the upper surface of the die
20 and the bonding strip of the lid are electrically conductive, the
21 lid further including a conducting strip on the upper surface of
22 the lid that is electrically connected to the bonding strip on the
23 lower surface of the lid.

27 The package of claim 11 in which the bonding strip on the
28 upper surface of the die and the bonding strip on the lower

1 surface of the lid completely surround the acoustically active
2 portion of the electronic device and are bonded together so as to
3 seal the electronic device hermetically.

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25


26




27

28

ABSTRACT OF THE INVENTION

A chip-scale sized package for acoustic wave devices, acoustic resonators and similar acoustic devices located upon, or fabricated upon, or as part of, a die. The package includes a lid that is bonded to the die by a strip of solder or other bonding material so as to leave a space between the lid and that portion of the die that acoustically deforms or vibrates. The upper surface of the lid includes electrical connectors that are electrically connected via plated through holes or other means to electrical connectors, or pads on the lower surface of the lid, which pads, in turn, are electrically connected by solder or other electrically conducting material to electrical connectors to the device that are located upon the surface of the die.








FIG. 3A





FIG. 3B

Please type a plus sign (+) inside this box → 

PTO/SB/01 (12-97)

Approved for use through 9/30/00. OMB 0651-0032
Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

DECLARATION FOR UTILITY OR DESIGN PATENT APPLICATION (37 CFR 1.63)	Attorney Docket Number	
	First Named Inventor	Lakin
	COMPLETE IF KNOWN	
	Application Number	/
	Filing Date	
	Group Art Unit	
<input checked="" type="checkbox"/> Declaration Submitted with Initial Filing	OR	<input type="checkbox"/> Declaration Submitted after Initial Filing (surcharge (37 CFR 1.16 (e)) required)
	Examiner Name	

As a below named inventor, I hereby declare that:

My residence, post office address, and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

CHIP-SCALE ELECTRONIC COMPONENT PACKAGE

the specification of which (Title of the Invention)

☒ is attached hereto

OR

☐ was filed on (MM/DD/YYYY) as United States Application Number or PCT International

Application Number and was amended on (MM/DD/YYYY) (if applicable).

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment specifically referred to above.

I acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR 1.56.

I hereby claim foreign priority benefits under 35 U.S.C. 119(a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or 365(a) of any PCT international application which designated at least one country other than the United States of America, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or of any PCT international application having a filing date before that of the application on which priority is claimed.

Prior Foreign Application Number(s)	Country	Foreign Filing Date (MM/DD/YYYY)	Priority Not Claimed	Certified Copy Attached?	
				YES	NO
			<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
			<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
			<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
			<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>

☐ Additional foreign application numbers are listed on a supplemental priority data sheet PTO/SB/02B attached hereto:

I hereby claim the benefit under 35 U.S.C. 119(e) of any United States provisional application(s) listed below.

Application Number(s)	Filing Date (MM/DD/YYYY)	<input type="checkbox"/> Additional provisional application numbers are listed on a supplemental priority data sheet PTO/SB/02B attached hereto.

[Page 1 of 2]

Burden Hour Statement: This form is estimated to take 0.4 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

Please type a plus sign (+) inside this box → ☒

PTO/SB/01 (12-97)
Approved for use through 9/30/00. OMB 0651-0032
Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

DECLARATION — Utility or Design Patent Application

I hereby claim the benefit under 35 U.S.C. 120 of any United States application(s), or 365(c) of any PCT international application designating the United States of America, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT international application in the manner provided by the first paragraph of 35 U.S.C. 112, I acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application.

U.S. Parent Application or PCT Parent Number	Parent Filing Date (MM/DD/YYYY)	Parent Patent Number (if applicable)

☐ Additional U.S. or PCT international application numbers are listed on a supplemental priority data sheet PTO/SB/02B attached hereto.

As a named inventor, I hereby appoint the following registered practitioner(s) to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith:

☐ Customer Number OR ☒ Registered practitioner(s) name/registration number listed below

Name	Registration Number	Name	Registration Number
G. Joseph Buck	29,519		

☐ Additional registered practitioner(s) named on supplemental Registered Practitioner Information sheet PTO/SB/02C attached hereto.

Direct all correspondence to: ☐ Customer Number OR ☒ Correspondence address below

Name	G. Joseph Buck				
Address	3868 Carson St., Ste. 315				
Address					
City	Torrance	CA	CA	ZIP	90503
Country	USA	Telephone	(310) 540-8840	Fax	

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under 18 U.S.C. 1001 and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Name of Sole or First Inventor: ☐ A petition has been filed for this unsigned inventor

Given Name (first and middle (if any))	Family Name or Surname
Kenneth Meade	Lakin

Inventor's Signature	<i>Kenneth Meade Lakin</i>	Date	7/10/98
Residence: City	Redmond	State	OR
		Country	USA
		Citizenship	USA

Post Office Address	TFR Technologies, Inc.		
Post Office Address	63140 Britta St., Ste. C-106		
City	Bend	State	OR
		ZIP	97701
		Country	USA

☒ Additional inventors are being named on the 1 supplemental Additional Inventor(s) sheet(s) PTO/SB/02A attached hereto

Please type a plus sign (+) inside this box → ☐

PTO/SB/02A (3-97)
Approved for use through 9/30/98 OMB 0651-0032
Patent and Trademark Office, U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number

DECLARATION

ADDITIONAL INVENTOR(S)
Supplemental Sheet
Page 1 of 1

Name of Additional Joint Inventor, if any:		<input type="checkbox"/> A petition has been filed for this unsigned inventor					
Given Name (first and middle (if any))				Family Name or Surname			
Ralph Edward				Rose			
Inventor's Signature	<i>X Ralph Edward Rose</i>					Date	<i>7-13-98</i>
Residence: City	Bend	State	OR	Country	USA	Citizenship	USA
Post Office Address	TFR Technologies, Inc.						
Post Office Address	63140 Britta St., Ste. C-106						
City	Bend	State	OR	ZIP	97701	Country	USA
Name of Additional Joint Inventor, if any:		<input type="checkbox"/> A petition has been filed for this unsigned inventor					
Given Name (first and middle (if any))				Family Name or Surname			
Kevin Thomas				McCarron			
Inventor's Signature	<i>X Kevin Thomas</i>					Date	<i>7-10-98</i>
Residence: City	Bend	State	OR	Country	USA	Citizenship	USA
Post Office Address	TFR Technologies, Inc.						
Post Office Address	63140 Britta St., Ste. C-106						
City	Bend	State	OR	ZIP	97701	Country	USA
Name of Additional Joint Inventor, if any:		<input type="checkbox"/> A petition has been filed for this unsigned inventor					
Given Name (first and middle (if any))				Family Name or Surname			
Inventor's Signature						Date	
Residence: City		State		Country		Citizenship	
Post Office Address							
Post Office Address							
City		State		ZIP		Country	

Burden Hour Statement: This form is estimated to take 0.4 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

2025 RELEASE UNDER E.O. 14176

CERTIFICATE UNDER 37 CFR 3.73(b)Applicant TFR Technologies, Inc., assignee

Application No. _____ Filed: _____

Entitled: CHIP-SCALE ELECTRONIC COMPONENT PACKAGETFR Technologies, Inc., a corporation

(Name of Assignee)

(Type of Assignee, e.g., corporation, partnership, university, government agency, etc.)

certifies that it is:

1. ☒ the assignee of the entire right, title, and interest; or
2. ☐ an assignee of an undivided part interest

in the patent application identified above by virtue of either:

- A. ☒ An assignment from the inventor(s) of the patent application identified above. The assignment was recorded in the Patent and Trademark Office at Reel _____, Frame _____, or for which a copy thereof is attached.

OR

- B. ☐ A chain of title from the inventor(s), of the patent application identified above, to the current assignee as shown below:

1. From: _____ To: _____

The document was recorded in the Patent and Trademark Office at
Reel _____, Frame _____, or for which a copy thereof is attached.

2. From: _____ To: _____

The document was recorded in the Patent and Trademark Office at
Reel _____, Frame _____, or for which a copy thereof is attached.

3. From: _____ To: _____

The document was recorded in the Patent and Trademark Office at
Reel _____, Frame _____, or for which a copy thereof is attached.☐ Additional documents in the chain of title are listed on a supplemental sheet.☒ Copies of assignments or other documents in the chain of title are attached.

The undersigned (whose title is supplied below) is empowered to sign this certificate on behalf of the assignee.

X July 10, 1998
DateX Kenneth M. Lakin
SignatureKenneth M. Lakin

Typed or printed name

President

Title

STATEMENT CLAIMING SMALL ENTITY STATUS
(37 CFR 1.9(f) & 1.27(b))--INDEPENDENT INVENTOR

Docket Number (Optional)

Applicant, Patentee, or Identifier: Inventor

Application or Patent No.: _____

Filed or Issued: _____

Title: CHIP-SCALE ELECTRONIC COMPONENT PACKAGE

As a below named inventor, I hereby state that I qualify as an independent inventor as defined in 37 CFR 1.9(c) for purposes of paying reduced fees to the Patent and Trademark Office described in:

- ☒ the specification filed herewith with title as listed above.
☐ the application identified above.
☐ the patent identified above.

I have not assigned, granted, conveyed, or licensed, and am under no obligation under contract or law to assign, grant, convey, or license, any rights in the invention to any person who would not qualify as an independent inventor under 37 CFR 1.9(c) if that person had made the invention, or to any concern which would not qualify as a small business concern under 37 CFR 1.9(d) or a nonprofit organization under 37 CFR 1.9(e).

Each person, concern, or organization to which I have assigned, granted, conveyed, or licensed or am under an obligation under contract or law to assign, grant, convey, or license any rights in the invention is listed below:

- ☐ No such person, concern, or organization exists.
☒ Each such person, concern, or organization is listed below.

TFR Technologies Inc.

Separate statements are required from each named person, concern, or organization having rights to the invention stating their status as small entities. (37 CFR 1.27)

I acknowledge the duty to file, in this application or patent, notification of any change in status resulting in loss of entitlement to small entity status prior to paying, or at the time of paying, the earliest of the issue fee or any maintenance fee due after the date on which status as a small entity is no longer appropriate. (37 CFR 1.28(b))

Kenneth Meade Lakin

Ralph Edward Rose

Kevin Thomas McCarron

NAME OF INVENTOR

NAME OF INVENTOR

NAME OF INVENTOR


Signature of inventor


Signature of inventor


Signature of inventor

7/10/98
Date

7-13-98
Date

7-10-98
Date

**STATEMENT CLAIMING SMALL ENTITY STATUS
(37 CFR 1.9(f) & 1.27(c))—SMALL BUSINESS CONCERN**

Docket Number (Optional)

Applicant, Patentee, or Identifier: Applicant as assignee

Application or Patent No.: _____

Filed or Issued: _____

Title: CHIP-SCALE ELECTRONIC COMPONENT PACKAGE

I hereby state that I am

- ☐ the owner of the small business concern identified below.
☒ an official of the small business concern empowered to act on behalf of the concern identified below.

NAME OF SMALL BUSINESS CONCERN TFR Technologies, Inc.

ADDRESS OF SMALL BUSINESS CONCERN 63140 Britta St., Ste. C-106
Bend, Oregon, 97701

I hereby state that the above identified small business concern qualifies as a small business concern as defined in 13 CFR Part 121 for purposes of paying reduced fees to the United States Patent and Trademark Office, in that the number of employees of the concern, including those of its affiliates, does not exceed 500 persons. For purposes of this statement, (1) the number of employees of the business concern is the average over the previous fiscal year of the concern of the persons employed on a full-time, part-time, or temporary basis during each of the pay periods of the fiscal year, and (2) concerns are affiliates of each other when either, directly or indirectly, one concern controls or has the power to control the other, or a third party or parties controls or has the power to control both.

I hereby state that rights under contract or law have been conveyed to and remain with the small business concern identified above with regard to the invention described in:

- ☒ the specification filed herewith with title as listed above.
☐ the application identified above.
☐ the patent identified above.

If the rights held by the above identified small business concern are not exclusive, each individual, concern, or organization having rights in the invention must file separate statements as to their status as small entities, and no rights to the invention are held by any person, other than the inventor, who would not qualify as an independent inventor under 37 CFR 1.9(c) if that person made the invention, or by any concern which would not qualify as a small business concern under 37 CFR 1.9(d), or a nonprofit organization under 37 CFR 1.9(e).

- Each person, concern, or organization having any rights in the invention is listed below:
☒ no such person, concern, or organization exists.
☐ each such person, concern, or organization is listed below.

Separate statements are required from each named person, concern or organization having rights to the invention stating their status as small entities. (37 CFR 1.27)

I acknowledge the duty to file, in this application or patent, notification of any change in status resulting in loss of entitlement to small entity status prior to paying, or at the time of paying, the earliest of the issue fee or any maintenance fee due after the date on which status as a small entity is no longer appropriate. (37 CFR 1.28(b))

NAME OF PERSON SIGNING Kenneth Meade Lakin

TITLE OF PERSON IF OTHER THAN OWNER President

ADDRESS OF PERSON SIGNING TFR Technologies, Inc., 63140 Britta St.,
Ste. C-106, Bend, Oregon 97701

SIGNATURE X Kenneth Meade Lakin DATE X 7/10/98

2025 RELEASE UNDER E.O. 14176